

WHAT IS CLAIMED IS:

1007228 021502

1 1. A multiprocessor system comprising:
2 a plurality of data processors, each data processor
3 including:
4 a data processing core capable of data processing
5 according to program control and memory access,
6 a memory forming a local portion of a unified
7 memory shared among said plurality of data processors,
8 and
9 a global memory arbitration logic connected to said
10 data processing core and said memory of each of said data
11 processors, said global memory arbitration logic having
12 a close connection to said data processing core of said
13 corresponding data processor and to said data processing
14 core of at least one other data processor and a far
15 connection to said data processing core of additional
16 data processors, said global memory arbitration logic
17 arbitrating access to said close-portion of said unified
18 memory granting a first type access to close data
19 processing cores and a second type access different from
20 (aid) first type access to far data processing cores.

1 2. The multiprocessor system of claim 1, wherein:
2 said local portion of said unified memory of each data
3 processor is a dual port memory having a first port and a
4 second port; and
5 said global memory arbitration logic arbitrating access
6 to said first port of said dual port memory among said close
7 data processing cores thereby providing said first type access

8 and arbitrating access to said second port of said dual port
9 memory among said far data processing cores thereby providing
10 said second type access.

1 3. The multiprocessor system of claim 2, wherein:
2 said first port of said dual port memory provides access
3 to said dual port memory during a first portion of a
4 repetitive time cycle; and
5 said second port of said dual port memory provides access
6 to said dual port memory during a second portion of said
7 repetitive time cycle different from said first portion of
8 said repetitive time cycle.

1 4. The multiprocessor system of claim 2, wherein:
2 each of said data processors further includes a
3 peripheral bus connected to said dual port memory for read and
4 write access; and
5 said global memory arbitration logic grants read access
6 requests on said peripheral bus highest priority access to
7 said first port and grants write access request on said
8 peripheral bus highest priority access to said second port.

1 5. The multiprocessor system of claim 2, wherein:
2 each of said data processors further includes a local
3 memory connected to said data processing core and directly
4 accessible by said data processing core and not directly
5 accessible by data processing cores of other data processors.

1 6. A multiprocessor system comprising:
2 a plurality of data processors, each data processor
3 including:

4 a data processing core capable of data processing
5 according to program control and memory access,

6 a memory forming a local portion of a unified
7 memory shared among said plurality of data processors
8 having a first port and a second port, and

9 a global memory arbitration logic connected to said
10 data processing core and said memory of each of said data
11 processors, said global memory arbitration logic having
12 a close connection to said data processing core of said
13 corresponding data processor and to said data processing
14 core of at least one other data processor and a far
15 connection to said data processing core of additional
16 data processors, said global memory arbitration logic
17 arbitrating access to said first port of said dual port
18 memory among said close data processing cores thereby
19 providing a first type access and arbitrating access to
20 a second port of said dual port memory of another data
21 processor among said data processing cores having a far
22 connection to said global memory arbitration logic of
23 said another data processor thereby providing a second
24 type access.

1 7. The multiprocessor system of claim 6, wherein:

2 said first port of said dual port memory provides access
3 to said dual port memory during a first portion of a
4 repetitive time cycle; and

5 said second port of said dual port memory provides access
6 to said dual port memory during a second portion of said
7 repetitive time cycle different from said first portion of
8 said repetitive time cycle.

1 8. The multiprocessor system of claim 6, wherein:
2 each of said data processors further includes a
3 peripheral bus connected to said dual port memory for read and
4 write access; and

5 said global memory arbitration logic grants read access
6 requests on said peripheral bus highest priority access to
7 said first port and grants write access request on said
8 peripheral bus highest priority access to said second port.

1 9. The multiprocessor system of claim 6, wherein:
2 each of said data processors further includes a local
3 memory connected to said data processing core and directly
4 accessible by said data processing core and not directly
5 accessible by data processing cores of other data processors.

1 10. The multiprocessor system of claim 6, wherein:
2 said plurality of data processors consists of four data
3 processors;
4 said global memory arbitration logic of each data
5 processor has a close connection to its corresponding data
6 processor and another data processor and has a far connection
7 to two other data processors.